

Description

500V N-CHANNEL ENHANCEMENT MODE POWER MOSFET

Features


VDSS	$R_{DS(ON)}(Max)$ @ $V_{GS} = 10V$	I_D
500V	1.4 Ω	5A

- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- RoHS Compliant & Halogen-Free


Application

- DC Motor Control and Class D Amplifier
- Uninterruptible Power Supply (UPS)
- HID


Package



TO-220
G5N50




TO-220F
G5N50



TO-251
G5N50



TO-252
G5N50

Absolute Maximum Ratings $T_C=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter		Max.			Units
			TO-220	TO220F	TO251 TO252	
V _{DSS}	Drain-Source Voltage		500			V
V _{GSS}	Gate-Source Voltage		± 30			V
I _D	Continuous Drain Current	T _C = 25 °C	5	5*	5*	A
		T _C = 100 °C	3.2	3.2*	3.2*	A
I _{DM}	Pulsed Drain Current ^{note1}		20	20*	20*	A
E _{AS}	Single Pulsed Avalanche Energy ^{note2}		150			mJ
P _D	Power Dissipation	T _C = 25 °C	100	33	45	W
	Linear Derating Factor	T _C > 25 °C	0.8	0.27	0.36	W/°C
R _{θJC}	Thermal Resistance, Junction to Case		1.25	3.75	2.8	°C/W
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150			°C

*Drain current limited by maximum junction temperature

Electrical Characteristics $T_C=25^{\circ}\text{C}$ unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
Off Characteristic						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 250μA	500	-	-	V
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temperature Coefficient	Reference to 25℃, I _D = 250μA	-	0.5	-	V/℃
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 500V, V _{GS} = 0V	-	-	1	μA
		V _{DS} = 400V, T _C = 125℃	-	-	10	μA
I _{GSS}	Gate to Body Leakage Current	V _{DS} = 0V, V _{GS} = ±30V	-	-	±100	nA
On Characteristics						
V _{GS(th)}	Gate Threshold Voltage ^{note4}	V _{DS} = V _{GS} , I _D = 250μA	2	-	4	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D = 2.5A	-	-	1.4	Ω
g _{FS}	Forward Transconductance	V _{DS} =30V, I _D = 2.5A	-	3.0	-	S
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} = 25V, V _{GS} = 0V, f = 1.0MHz	-	586	-	pF
C _{oss}	Output Capacitance		-	58.8	-	pF
C _{rss}	Reverse Transfer Capacitance		-	3.2	-	pF
Q _g	Total Gate Charge	V _{DD} = 400V, I _D = 5A, V _{GS} = 10V	-	13.4	-	nC
Q _{gs}	Gate-Source Charge		-	2.77	-	nC
Q _{gd}	Gate-Drain(“Miller”) Charge		-	4.43	-	nC
Switching Characteristics						
t _{d(on)}	Turn-On Delay Time	V _{DD} = 250V, I _D = 5A, R _G = 10Ω, V _{GS} = 10V	-	12.1	-	ns
t _r	Turn-On Rise Time		-	11.5	-	ns
t _{d(off)}	Turn-Off Delay Time		-	33.3	-	ns
t _f	Turn-Off Fall Time		-	7.33	-	ns
Drain-Source Diode Characteristics and Maximum Ratings						
I _S	Maximum Continuous Drain to Source Diode Forward Current		-	-	5	A
I _{SM}	Maximum Pulsed Drain to Source Diode Forward Current		-	-	20	A
V _{SD}	Drain to Source Diode Forward Voltage	V _{GS} = 0V, I _S = 5A	-	-	1.4	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0V, I _F = 5A,	-	387	-	ns
Q _{rr}	Reverse Recovery Charge	di/dt =100A/μs	-	1.5	-	uC

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. $L = 10\text{mH}$, $I_{AS} = 6A$, $V_{DD} = 50V$, $R_G = 25\Omega$, Starting $T_J = 25^{\circ}\text{C}$
3. $I_{SD} \leq 5A$, $di/dt \leq 200A/\mu s$, $V_{DD} \leq B_{VDSS}$, Starting $T_J = 25^{\circ}\text{C}$
4. Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.

Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain-to-Source On Resistance vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Normalized Breakdown Voltage vs. Junction Temperature




Figure 8. Normalized On Resistance vs. Junction Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Figure 12. Gate Charge Test Circuit & Waveform




Figure 13. Resistive Switching Test Circuit & Waveforms




Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms





Figure 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms (For N-channel)